Absftact-This paper presents a new parallel algorithm for routing unicast (one-to-one) assignments in Ben& networks. Parallel routing algorithms for such networks were reported earlier, but these algorithms were designed primarily to route permutation assignments. The routing algorithm presented in this paper removes this restriction without an increase in the order of routing cost or routing time. We realize ulis new routing algorithm on two different topologies. The algorithm routes a unicast assignment involving U ( k ) pairs of inputs and outputs in O(lg2 k + lg n ) time on a completely connected network of n processors and in O(lg4 k + lg2 k lg n ) time on an extended shuffle-exchange network of n processors. Using O( n lg n ) processors, the same algorithm can he pipelined to route a micast assignments, each involving O(k) pairs of inputs and outputs, in U(lg2 k + lg n + ( a -1) Ig k ) time on a completely connected network and in U(lg4 k + lg2 k lg n + ( al)(lg3 k + Ig k lg n ) ) time on the extended shuffle-exchange network.
I. INTRODUCTION
The Benes network has received much attention in interconnection network literature because of its O(n lg n)' cost and O(lg n) depth [l] , [9] - [12] . In a way, this network can be considered the forerunner of most multistage interconnection networks that have been extensively studied and used in some real parallel computer systems for interprocessor or processor-memory communications [7] , [14] . Recently, there has been some renewed interest in multistage networks in particular in Benes and Clos networks for ATM switching due to their expandibility and modularity [5]. To avoid packet loss without sacrificing switching speed, these networks need to be routed fast. Several routing algorithms have been reported for the Benes network including the O(n lg n) time recursive looping procedure [13] , [16] , nonrecursive complete residue partition tree algorithm [9] and O(lg2 n) time parallel algorithms of Lev et al. [ 101, and Nassimi and Sahni [12] . Other routing algorithms for the Benes network include matching and edge-coloring schemes [2] , [3], [6] .
While some of these algorithms are fast, their time complexities are still higher than the O(lg n) depth of the Benes network. ' All logarithms are in base 2 unless otherwise stated, and lg n denotes the logarithm of n in base 2. Furthermore, these algorithms are primarily designed to route permutation assignments. In case of incomplete assignments where some inputs are idle, they cannot be used unless the idle inputs are given dummy outputs. This, however, takes additional time and may render these algorithms inefficient, especially in case of sparse assignments-assignments involving O ( k ) pairs of inputs and outputs, where k << n.
In this paper, we present an efficient parallel algorithm for routing incomplete assignments on the Benes network. This routing algorithm can be run on any parallel computer whose processors are equipped with a constant number of O(lg n)-bit registers and some simple arithmetic and logic circuitry that can compare O(lg n) bit numbers and perform some counting and decoding tasks on them. We realize our routing scheme on two different topologies. If every pair of processors are interconnected by a direct arc then routing an assignment involving O(k) pairs of inputs and outputs takes O(lgz k + lg n) time without pipelining and O(lg k) time with pipelining. We also establish that using a weaker topology, namely the extended shuffleexchange network (which will be defined in Section IV), leads to a routing algorithm with O(lg4 k+lg2 k lg n) time without pipelining and O(lg3 k + lg klg n) time with pipelining.
II. BASIC FACTS AND DE~NITIONS An n-network is a directed acyclic graph with n distinguished source vertices, called inputs, n distinguished sink vertices, called outputs, and some intemal vertices, called switching nodes. A kassignment for an n-network is a pairing of k of its inputs with k of its outputs such that each output appears in at most one pair. An assignment is called one-to-one or unicast if each input appears in at most one pair. A pennutation assignment for an n-network is a unicast n-assignment. An n-network is said to realize an assignment if, for each pair (a, b) in the assignment, a path can be formed from input a to output b by setting the switching nodes in the network with the constraint that the paths for no two pairs (a, b) and (c, d) overlap unless a = c. An n-network that can realize all unicast assignments is called a unicast n-network.
The well-known Benes network is a unicast n-network that is constructed recursively as shown in Fig. 1 . Each 2 x 2 switch can be set in two ways: either through state where the two inputs are connected straight-through to the two outputs, or cross state where the two inputs are connected to opposite outputs. Paths in an n-network will be established by specifying some routing bits at its inputs. It is assumed that the routing bits for each routed from that input to the output specified in the routing bits. A message and routing bits combined together will be termed a packet. For an n-input Benes network, the routing part of a packet, to be called the header, is assumed to have Ig n + 1 bits, and will be denoted as ( r z , dig n -l , . . . , d;, db) for a packet at input i . The bit T , specifies whether input i is paired with some output. Input i is said r, = 1, the remaining bits, i.e., (dig n -l , . . . , d", dh), form the output address which specifies the binary representation of the output paired with input i with dig n-l being the most significant bit. Besides, a switch is said to be busy if both of its inputs are busy; it is said to be semi-busy if one of its inputs is busy and the other input is idle, and it is said to be idle if both of its inputs are idle. .
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to be busy if rZ = 1, and it is said to be idle if r , = 0. Assuming that Now let H ( n ) denote a one-stage n-network constituting the first stage of an n-input Benes network and comprising n/2 2 x 2 switches, SWO, SW1,. . . , SWn/2--1, as shown in Fig. 2 . For example, Cz given in Fig. 3 is a half open chain since SW5 is busy and SW3 is semi-busy. one is routed to an even-numbered output and the other is routed to an odd-numbered output, and once a switch of the chain is set then the settings of the other switches of the chain are fixed. That is, each chain can be set in exactly two ways such that the above condition can be satisfied. Besides, different chains can be set mutually independently, and there are 2" ways to set the given c chains since each chain has two ways of settings. It is obvious that, if any one of these 2" ways is used to set the switches in H ( n ) , then {(2i,(&,p;i ,-1,...,p~*,p~2)): o 5 i 5 n/2-1) is aunicast koi 5 n/2 -1) is a unicast kl-assignment for some integers ko and kl with ko + kl = k. Thus, it suffices to show at least one of the 2" ways of settings will result in ko = rk/21 and kl = Lk/21. For the closed and full open chains, no matter how they are set, ko and kl will increase by the same integer since such chains have even numbers of busy inputs. However, for a half open chain (it has an odd number of busy inputs), one of its two settings, named type-0 setting, will have ko increase one more than kl , and the other setting, named type-1 setting, will have ko increase one less than kl . Any algorithm satisfying the statement of Theorem 1 can be used recursively to set the switches in the first lg n -1 stages. Thereafter the packets can be routed on a self-routing basis through the last lg n stages to their final destinations by decoding the output addresses bit by bit as identified before 191. 
,di,db) is initially input to PR(i). P R ( i )
and P R ( i ) are called a dual pair of processors and will determine the setting of S W L , I~I of H ( n ) , 0 5 i 5 n -1. The time complexity of the parallel algorithm depends on the interconnection topology between these n processors. The algorithm will run on two connection topologies, namely the completely connected network and the extended shufle-exchange network.
A. The Processor Topologies
The parallel algorithm uses two macro functions: move process and pairing process for exchanging certain routing bits among k-subsets of n processors. A move process permutes routing bits among a subset of k processors. A pairing process marks a subset of k processors such that Lk/2J of them are marked type 0 and [k/21 of them are marked type 1.
The time complexity to execute these two processes depends on the topology which interconnects the n processors. We will consider two topologies. The first is the completely connected network in which there is a link between every two of the n processors. It is obvious that the move process can be accomplished on this topology in O( 1) time for any k, 1 5 k 5 n. To carry out the pairing process, consider any k of the n processors. We can always construct a (2r1g 'l-1)-node binary tree containing these k processors using the links of the completely connected network interconnecting the n processors. It is not difficult to see that the pairing process can then be performed on the binary tree in O(1g k) time.
The second topology we will use is called the extended shufleexchange network in which (a) each dual pair of processors is connectedbyalink, and(b)processors PR(O),PR(l),..-, PR(n/2--1) are (n/2")-shuffle connected for m = 0,1,. . . , lg n -2, (i.e., PR(O), P R ( l ) , . . . , PR(n -1) is n-shuffle connected, PR(O), PR( l), . . . , P R ( n / 2 -1) is n/2-shuffle connected, and so on). Compared with the O ( n 2 ) links needed for the completely connected network, it is easily verified that the extended shuffleexchange network requires only O(n) links which is also the case with the ordinary shuffle-exchange network.
To execute a move process, the extended shuffle-exchange network takes three steps. Suppose that some routing bits are to be permuted among some k processors, 2 5 k 5 n (k = 1 is a trivial case). In the first step, the k routing bits are moved to any k of the first 2 r'g ' l processors by passing lg n times through the n-shuffle connection.
In the second step, these k routing bits are sorted according to their destination addresses by passing lg2 k' times through the k'-
where k' = 2f1g k1 [8], [15] . In the third step, the sorted packets are moved to their final destinations by passing them lg n times through the n-shuffle connection. Therefore, a move process involving k routing bits can be executed over the extended shuffle-exchange network in O(lg2 k + lg n) time. We note that if we had used an ordinary shuffle-exchange network then the second step would take O(lg2 n ) time. The extended shuffle-exchange network avoids this by first concentrating the k routing bits into the first k processors and then using the smallest shuffle-exchange subnetwork that contains those k processors.
As for the pairing process, we first observe a binary tree of n processors can be emulated by passing lg n times over the ordinary n-processor shuffle-exchange network. Since every k processors we choose to mark constitute the leaves of this binary tree, the pairing of k processors can be performed in O(1g n ) time as is already observed earlier.
B. The Parallel Routing Scheme
From the proof of Theorem 1 in Section III, each chain has two settings (type-0 and type-I settings), and the inputs of its switches can be partitioned into two equivalence classes such that the inputs in one equivalence class are connected to even-numbered outputs and the inputs in the other equivalence class are connected to odd-numbered outputs. Once the equivalence classes of inputs in a chain are established, the settings of switches in the chain are straightforward. The parallel algorithm that follows will use such equivalence classes to speed up the switch settings. The following proposition shows how to determine the pairs of inputs that are in the same equivalence class, and is similar to the observation given on p. 150 in [12] . { ( i , ( r t , d i g ,,-l,. -.,di,dh)): 0 5 i 5 n -1) be a unicast assignment for H ( n ) . If ( d $ , -, ( 4 Fig. 4 . The three steps of the first phase by using the unicast 15-assignment given in Fig. 3 as an example. to an input that is in the same equivalence class as this input, and pz, called the representative of this input, will be used to route this The parallel algorithm can be roughly divided into four phases. In the first phase, ordered quadruples as defined in Remark 1 are established. In the second phase, the representative in each quadruple is computed such that each input knows to which chain it belongs and all the inputs in the same equivalence class will agree on a common representative. In the third phase, each half open chain is assigned a type-0 or type-l setting so that the statement of Theorem 1 (i.e.. ko = [k/21 and kl = l k / 2 J ) is satisfied. In the fourth phase, each switch is set by using the representatives of its two inputs.
Proposition I : Let
1) First Phase:
The first phase applies Remark 1 to establish ordered quadruples, and can be further decomposed into three steps. In the first step, packet headers are input to the processors, and the idle inputs which belong to semi-busy switches have their quadruples established. In the second step, packet headers are permuted among the processors so that each dual pair of processors can apply the steps in Remark 1 in parallel. In the third step, the remaining quadruples are established and moved to the processors specified by their second elements, and their first elements are changed to 0 if their third elements are -1. An illushation of these three steps is given in Fig. 4. 2) Second Phase: The second phase is an iterative procedure which computes the representative of each quadruple using a pointer jumping technique [4]. A chain, depending upon its type, is decomposed into two sequences of quadruples in the first phase where the quadruples in each sequence belong to the same equivalence class. Let us use the quadruples in each sequence as nodes to form a directed graph in which a directed arc is established from a quadruple to another quadruple if and only if the third element of the former quadruple is equal to the second element of the latter quadruple. Then, a k-size closed chain will form two k-node closed subchains for which each node has an incoming arc and an outgoing arc, and a k-size open chain will form two k-node open subchains for which each source node has an outgoing arc, each sink node has an incoming arc, and &h of the other nodes has an incoming arc and an outgoing arc. Fig. 4(c) .
I(
These subchains will be used to facilitate an understanding of the iterative procedure. If a quadruple is in a closed subchain in the mth iteration, its first element is 1, its third element points to the second element of its 2"th successor and its last element points to the smallest input among the 2" second elements of its first 2" successors. If a quadruple is in an open subchain, the way its elements are updated depends on when it is known that this quadruple is in an open subchain. When this quadruple is at least 2" far away from the sink quadruple in the mth iteration, its elements are updated in the same way as if this quadruple is in a closed subchain. When this quadruple is at distance less than 2" -1 away from the sink quadruple in the mth iteration, it is recognized to be in an open subchain, and its first element is changed to 0, its third element is changed to -1 or -2 (the same as the third element of the sink quadruple) and its last element points to the second element of the sink quadruple. That is, for each open subchain, the updating information is exponentially propagated from the sink quadruple to the source quadruple. Using this updating procedure, after lgrkl iterations, any k quadruples that form a closed subchain will select the smallest input among their second elements as their common representative, and any IC quadruples that form an open subchain will select the second element of the sink quadruple as their common representative. For example, the four subchains in Fig. 5 need two iterations to determine their representatives at the end of which inputs 2, 3, 11 and 6 are selected as the representatives of the quadruples in SC: , SC:' , SC; and SC;' , in that order. Now we proceed to describe the second phase of the algorithm. Given a unicast k'-assignment, the second phase can take as many as lg rkl iterations, where k = min{ L(k' + 2 ) / 2 1 , n / 2 } . This is because there is no prior information about the exact sizes of the subchains and mini [(k' + 2 ) / 2 J , n / 2 } is an upper bound for the sizes of the subchains with respect to the k'-assignment as stated in the previous section. Technically, each iteration can be further decomposed into three steps. In the first step, those quadruples whose first elements are 1 are duplicated and their copies are moved to new processors specified by their third elements. In the second step, each processor updates the quadruple@) that it holds as follows: 1) when it holds only a quadruple, it "discards" the quadruple if the first element of the quadruple is 1; otherwise it keeps the quadruple intact; 2) when it holds (1; I, i; p~) and (1; i, j ; p i ) , it replaces the first quadruple by (1; l,j;pi) where pi = min{p,,pl} and discards the second quadruple; 3) when it holds (1; I, i;pl) and (0; i , +; j ) where * is -2 or -1, it replaces the first quadruple by (1 ; 1, *; i ) and keeps the second quadruple intact. In the third step, each updated quadruple is moved to the processor specified by its second element if its first element remains 1, and its first element is changed to 0 if its third element is -1 or -2. For example, we illustrate the second phase in (a) to (e) of 3) Third Phase: The third phase assigns types of settings to half open chains as discussed in the proof of Theorem 1 and using the pairing process as described in Section IV-A. At the end of the pairing process, the third element in the quadruple corresponding to the busy input of each semi-busy end switch is changed to 0 if the corresponding processor is marked type 0 or changed to 1 if it is marked type 1. For example, Fig. 6(f) shows a result of the third phase, where the third elements in the quadiuples in PR(O),PR(ll) are changed to 0 and the third elements in the quadruples in PR(7),PR(12) are changed to 1. 4) Fourth Phase: Having decided the types of each chain and computed the representative of each quadruple, the fourth phase determines the settings of switches in H ( n ) . Each switch is set by a dual pair of processors which hold the two quadruples that correspond to the inputs of this switch, and the setting depends on the type of the chain to which this switch belongs.
Casel:IfPR(i) holds ( l ; i , k ; j ) andPR(7) holds(l;T,l;j),then swL+?J is in a closed chain. Assuming that SWL,/~J is set through, SWL,/~J must be set through if i -j is even and cross otherwise. Type-1 Setting), SWL,/~J must be set through if i is odd and cross otherwise. For example, switches SWo, SWl, SW4, SWS and SW7 in Fig. 3 are set through and switches SW2, SW3 and SW5 are set cross by checking the final quadruples held in each dual pair of processors as shown in Fig. 6(Q. 
C. The Parallel Algorithm
The following parallel routing algorithm formalizes the steps outlined in the previous subsection. Step 4: m = m + 1. If m 5 rlg kl then go to Step 5, else go to Step 8.
Step 5: Duplicate (1; 1, i Step 7: Move (1; i, j ; p . ) to PR(i), and if the third element is "-1" or "-2" then PR(i) changes the first element to 0, 0 5 i 5 n -1.
Go to
Step 4. ( Step 4,
Step 5, Step 6 and Step 7 constitute the second phase.)
Step 8 phase.) II This algorithm can be recursively applied to set switches in the first half stages. In fact, only the first llg k] stages would apply this algorithm for a unicast k-assignment since this algorithm decomposes an assignment into two half-sized assignments stage by stage as required in the statement of Theorem 1. Therefore, by using this parallel algorithm, the routing time for an n-input Benes network to realize a unicast k-assignment is O(lg2 k+lg n) if the interprocessor connection topology is complete, and is O(lg4 k + lg2 klg n ) if the interprocessor connection topology is extended shuffle-exchange network.
V. CONCLUDING REMARKS The paper presented an extension of Nassimi and Sahni's parallel routing algorithm for the Benes network to unicast assignments.
For any unicast k-assignment, the algorithm takes O(lg2 k + Ig n) time on the n-processor completely connected network and it takes O(lg4 k + lg2 k lg n) time on the n-processor extended perfect shuffle-exchange network. The algorithm can easily be pipelined to route a set of unicast assignments using O ( n lg n) processors. Assuming that we have a unicast assignments that need to be realized on an n-input Benes network, it can be shown that, with pipelining, the total routing time is O(lgz k + Ig n + (a -1) Ig k) for completely connected topology, and is O(lg4 k + lg2 k lg n + (a -l)(lg3 k +lg k lg n)) for extended shuffle-exchange topology. Thus, when a 2 lg n, the average routing time to realize a unicast k-assignment is reduced with pipelining to O(lg k) in the first case, and to O(lg3 k + lg k lg n) in the second case.
